Energy-Aware Network-on-Chip Application Mapping Based on Domain Knowledge Genetic Algorithm

Yin Zhen Tei, Yuan Wen Hau, N. Shaikh-Husin, Trias Andromeda, M. N. Marsono


This paper addresses energy-aware application mapping for large-scale Network-on-chip (NoC). The increasing number of intellectual property (IP) cores in multi-processor system-on-chips (MPSoCs) makes NoC application mapping more challenging to find optimum core-to-topology mapping. This paper proposes an application mapping technique that incorporates domain knowledge into genetic algorithm (GA) to minimize the energy consumption of NoC communication. The GA is initialized with knowledge on network partition whereas the genetic crossover operator is guided with inter-core communication demands. NoC energy estimation is based on analytical energy model and cycle-accurate Noxim simulation. For large-scale NoC, application mapping using knowledge-based genetic operator saves up to 28% energy compared to the one on conventional GA. Adding knowledge-based initial mapping speeds up convergence by 81% and further saves energy by 5% compared to only knowledge-based crossover GA. Furthermore, cycle-accurate simulations of applications with traffic dependency show the effectiveness of the proposed application mapping for large-scale NoC.


Application mapping, bit energy model, cycle-accurate simulation, domain knowledge, genetic algorithm, network-on-chip


R. Marculescu, U. Ogras, L.-S. Peh, N. Jerger, and Y. Hoskote, “Out-standing research problems in NoC design: System, microarchitecture, and circuit perspectives,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and System, vol. 28, no. 1, pp. 3–21, January 2009.

C. Radu, M. S. Mahbub, and L. Vintan, “Developing domain-knowledge evolutionary algorithms for Network-on-Chip application mapping,” Microprocessors and Microsystems, vol. 37, no. 1, pp. 65–78, 2013.

J. Hu and R. Marculescu, “Energy-aware mapping for tile-based NoC architectures under performance constraints,” in Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC), 2003, pp.233–239.

P. K. Sahu, K. Manna, N. Shah, and S. Chattopadhyay, “Extending Kernighan-Lin partitioning heuristic for application mapping onto Network-on-Chip,” Journal of Systems Architecture, 2014.

M. Palesi, D. Patti, and F. Fazzino, “Noxim - an open network-on-chip simulator,” 2013, url:

G. Ascia, V. Catania, and M. Palesi, “Multi-objective mapping for mesh-based NoC architectures,” in Proceedings of the 2nd IEEE/ACM/IFIP International conference on Hardware/software codesign and system synthesis (CODES+ISSS ’04), 2004, pp. 182–187.

A.A.Morgan, “Networks-on-Chip: Modeling, system-level abstraction, and application-specific architecture customization,” Ph.D. dissertation, University of Victoria, 2011.

A. A. Morgan, H. Elmiligi, M. W. El-Kharashi, and F. Gebali, “Multi-objective optimization of NoC standard architectures using genetic algo-rithms,” in Proceedings of the The 10th IEEE International Symposium on Signal Processing and Information Technology (ISSPIT), 2010, pp. 85–90.

S. Tosun, “Cluster-based application mapping method for Network-on-Chip,” Advances in Engineering Software, vol. 42, no. 10, pp. 868–874, October 2011.

W. Jang and D. Pan, “A3MAP: Architecture-aware analytic mapping for Networks-on-Chip,” in Procedding 15th Asia and South Pacific on Design Automation Conference (ASP-DAC), 2010, pp. 523–528.

C. Radu and L. Vintan, “Domain-knowledge optimized simulated annealing for Network-on-Chip application mapping,” in Advances in Intelligent Control Systems and Computer Science, ser. Advances in Intelligent Systems and Computing, L. Dumitrache, Ed. Springer Berlin Heidelberg, 2013, vol. 187, pp. 473–487.

T. Ye, L. Benini, and G. De Micheli, “Analysis of power consumption on switch fabrics in network routers,” in Proceedings 39th Design Automation Conference, 2002, pp. 524–529.

C. Marcon, E. Moreno, N. Calazans, and F. Moraes, “Comparison of Network-on-Chip mapping algorithms targeting low energy consump-tion,” IET Computers Digital Techniques, vol. 2, no. 6, pp. 471–482, November 2008.

W. Liu, J. Xu, X. Wu, Y. Ye, X. Wang, W. Zhang, M. Nikdast, and Z. Wang, “A NoC traffic suite based on real applications,” in IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2011, pp. 66–71.

E. B. Van Der Tol and E. G. T. Jaspers, “Mapping of MPEG-4 decoding on a flexible architecture platform,” in Media Processors, 2002, pp. 1–13.

B. Hendrickson and R. Leland, “The Chaco user’s guide version 2.0,” 1995.

P. K. Sahu and S. Chattopadhyay, “A survey on application mapping strategies for Network-on-Chip design,” Journal of Systems Architecture, vol. 59, no.1, pp. 60–76, 2013.

Full Text: PDF


  • There are currently no refbacks.