A Survey of Fault-Injection Methodologies for Soft Error Rate Modeling in Systems-on-Chips

Yeong Seob Jeong, Seong Mo Lee, Seung Eun Lee


The development of process technology has increased system performance, but the system failure probability has also significantly increased. It is important to consider the system reliability in addition to the cost, performance, and power consumption. In this paper, we describe the types of faults that occur in a system and where these faults originate. Then, fault-injection techniques, which are used to characterize the fault rate of a system-on-chip (SoC), are investigated to provide a guideline to SoC designers for the realization of resilient SoCs.


system-on-chips, resilient design, fault injection, soft error, fault analysis

Full Text: PDF


  • There are currently no refbacks.

Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.

Bulletin of EEI Stats